An FPGA Prototype for a Multiplierless FIR Filter Built Using the Logarithmic Number System
نویسنده
چکیده
Self-Timed FPGA Systems p. 21 XC6200 Fastmap Processor Interface p. 36 The Teramac Configurable Computer Engine p. 44 Telecommunication-Oriented FPGA and Dedicated CAD System p. 54 A Configurable Logic Processor for Machine Vision p. 68 Extending DSP-Boards with FPGA-Based Structures of Interconnection p. 78 High-Speed Region Detection and Labeling Using an FPGA Based Custom Computing Platform p. 86
منابع مشابه
One Simple Method for Design of Multiplierless FIR Filters
This paper presents one simple method for a design of multiplierless finite impulse response (FIR) filters by a repeated use of the same filter. The prototype filter is a cascade of a second order recursive running sum (RRS) filter and its corresponding expanded versions. As a result, no multipliers are required to implement this filter.
متن کاملAn Efficient LUT Design on FPGA for Memory-Based Multiplication
An efficient Lookup Table (LUT) design for memory-based multiplier is proposed. This multiplier can be preferred in DSP computation where one of the inputs, which is filter coefficient to the multiplier, is fixed. In this design, all possible product terms of input multiplicand with the fixed coefficient are stored directly in memory. In contrast to an earlier proposition Odd Multiple Storage ...
متن کاملDesign of multiplierless 2-D sharp wideband filters using FRM and GSA
One of the efficient and most popular technique for designing sharp 1-D linear phase FIR filters is the Frequency Response Masking (FRM) approach. It is an effective method for the design of high speed , low power, sharp FIR digital filters with a small number of non-zero coefficients. Very recently, a modified McClellan transformation(T1 and T2) is proposed (JieCherng Liu and Yang-Lung Tai, 20...
متن کاملFPGA Implementation of FIR based Decimation Filter Structure for WiMAX Application
This paper presents the implementation of two stage FIR (Finite Impulse Response) decimation filter using system generator and it is compared with single stage implementation of FIR filter for WiMAX Application. FIR filter with decimation factor M is subdivided into two decimation factors M1 and M2. The two different FIR filters are designed with different coefficient values and different sampl...
متن کاملEfficient and Multiplierless Design of FIR Filters with Very Sharp Cutoff via Maximally Flat Building Blocks
Ahsrract -A new design technique for linear-phase FIR filters, based on maximally flat building blocks, is presented. The design technique does not involve iterative approximations and is, therefore, fast. It gives rise to filters that have a monotone stopband response, as required in some applications. The technique is partially based on an interpolative scheme. Implementation of the obtained ...
متن کامل